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This report discusses high speed latchup-free 
0.5 µm-channel CMOS using self-aligned TiSi 2 and deep-
trench isolation n-well technology. This technology of 
deep-trench isolation combined with epitaxial layer 
eliminates many problems such as poor device to device 
isolation, latchup susceptibility and relatively high 
sheet resistance of n+ and p+ diffusion layers. Thus 
CMOS devices operate at a propagation delay time of 
140 p sec with a power disspation of l.SmW per inverter 
pnd attain maximum clock frequency of 700 MHZ without 
suffering from latchup even at a latchup trigger current 
of lOOmA. 
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Although CMOS technology was introduced in the early 
1960s, its applications were limited as NMOS was much more 
favorable due to its faster speed and compact packing 
density. CMOS also required a more complicated fabrication 
process and had latchup problems. As the NMOS production 
process became more complicated due to punch through 
protection and multiple threshhold voltages, the 
relative complexity of the basic CMOS process decreased 
in importance. In addition designers were faced with 
yery large chip sizes and power consumptions for NMOS 
designs. 
CMOS, for its low power dissipation, high noise immun -
ity and pattern layout ease, became an attractive VLSI tech -
nology. The circuit speed of CMOS devices [l] has become 
comparable to that of NMOS and bipolar circuits as the 
device geometry is scaled to less than 2µm. However, 
scaled bulk-CMOS has several drawbacks. Device to device 
isolation, latchup susceptibity, and drain/source par-
asitic resistance, are important problems especially in 
p-channel MOSFETs. The deep-trench isolation [2] and 
self-aligned polysilicon gate technologies have been 
reported to resolve these drawbacks in scaled bulk-CMOS 
technology. 
2 
I n ·this report a high speed 1 at ch up-free 0. 5 pm 
channel CMOS process using self-aligned TiSi2. and 
deeptrench isolation n-Well technology is discussed. In 
addition, effects of scaling on submicron CMOS devices 
and circuit performance of an inverter will be discussed. 
·. : 
DEVICE STRUCTURE AND PROCESS 
Figure 1 shows a CMOS self-aligned TiSi 2 layer 
n-Well structure. The substrate materials which are inves-
tigated in this paper are the bulk-silicon wafers and the 
epitaxial layer. The process has a deep isolation trench 
having a depth of about 6µm and a width of 2µm which is 
etched from the silicon surface by using reactive-ion-
etch technology. Boron ions are then implanted into this 
deep trench by means of self-alignment with an oxide film 
used for a masking material during the deep-trench etch 
[2]. The Boron implant prevents the formation of natural 
·inversion of 1 ayers at the bottom of the trench and 
reduces the latchup current path through the lateral N+PN 
transistors due to a lower well resistance [3] (see 
Figure 2). The deep trench is then filled with a silicon 
dioxide film of 1500 A•followed by a chemical vapor 
deposition of polysilicon film of 2µm thickness. The 
deposited polysilicon film is then etched back by using a 
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CMOS Device Structure Using Self-Aligned TiSi 2 
Layer And Deep Trench Isolation. [5] 
p+ p+ 
n-Well 
Lateral N+PN And Verticle p+NP Transistors, 
and equivalent circuit model. 
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Figure 3 shows a cross section of the deep-trench 
isolating the n- and p-channel devices. The trench has a 
slight postive angle to prevent a void formation in the 
polysilicon film when refilling the deep-trench. The self 
aligned TiSi 2 layers were formed on top of n+ and p+ 
diffusion and n+ doped polysilicon layers. 
--OXIDE 
ilm .... ~~----=====~---:w .. lllTITANIUM-SILICIDE 
6 µ m 
..,__.. 2 µm 
Figure 3. Cross-Section Of 6 µ m Deep-Trench. 
Figure 4 shows a cross-section of a n-channel MOSFET 
having self-aligned TiSi 2 layers with oxide side-wall 
spacer. 
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OXIDE TiSi2 POLYSILICON INSULATOR 
P- TYPE 
Figure 4. Cross-Section Of n-Channel MOSFET With Self-
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n+ ·IMPLANT DOSE Q n+ ( cm-2) 
Sheet Resistance Of n+ Difussion Layer With And 
Without TiSi 2 Layers. [4] 
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As shown in Figure 5, there is a critical arsenic-
implantion dose above which titanium does not form silicide 
at all, while titanium easily formed silicide for the boron -
implantation dose, even at 1 x iol6cm-2 [4]. 
The TiSi 2 layer reduces the sheet resistance of n+ 
and p+ diffusion and n+ -doped polysilicon layers to 
3-40/CJ. In order to make the shallow p+ -junction depth of 
0.25µm, which is equivalent to n+ -junction depth, the 
boron implantation dose was optimized at 1 x iolScm-2. 
The gate-oxide thickness is 250A~·. . The poly mask def in es 
the gate areas and poly interconnects. This is a self-
aligning process since the gate is defined before the 
source and drain implants occur. An oxide is then 
deposited as a dielectric between metal 1 and TiSi2 or 
substrate (see Figure 6). 
CONT ANT OXIDE 
-~l~.-
.p- EPI 40 o -cm - - - - - - - -- ___ , , _ ,,_. 
P+ (100) 0.008 O -cm 
Figure 6. Oxide Layer on CMOS Self-Aligning 
TiSi2 N-Well Technology. 
Oxide Thickness = 10,000 A•. 
The oxide reduces TiSi2-Metal 1 (Ml) and 
-Ml-substrate capacitance. The oxide is removed by a wet 
etch, which is then f o 11.o wed by a p 1 as ma oxide etch to 
etch open contacts to allow the first layer metal 
interconnect to diffusion and TiSi lines. 
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The first layer of metal aluminum is sputtered over 
the entire wafer. The first level metal enters the contacts 
to provide electrical connections. A percentage of copper 
can also be added if metal lines will carry large amounts 
of current to prevent electromigration (see Figure 7). A 
dry plasma etch is used to remove the unwanted metal from 
the wafer. 
10 
METAL I THICKNESS 
= 5000 A• 
Figure 7. Metal 1 CMOS - Self-Aligning n-Well 
Technology. 
A second isolation oxide layer is deposited over 





P-EPI 40 o -cm 
OXIDE 
p+ (100) 0.008 O -cm 
Figure 8. Second Layer Oxide. 
Thickness: 20,000 A•. 
·:::.··:· 
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The via mask is used to define the interconnect 
openings between the first metal layer already on the 
wafer and the second metal layer to be sputtered. Then 
aluminum is sputtered for the second final metal layer, 
thus providing elec~rical connections to the first metal 
layer (see Figure 9). Metal 2 mask defines the second level 
metal interconnect and bonding pads. This dual level metal 






I \ - - - - - - -· ,_ - -
p+ ( 100) 0.008 O -cm 
Figure 9. Metal 2 Dep~sition: Metal 2 Thickness > 10,000 A• . 
DEVICE CHARACTERISTICS 
The deeper the n-Well allowed, the lower the n-Well 
surface concentration with improved threshold-voltage 
falloff and punch through current in submicrometer channel 
PMOS-FETs as shown in Table 1. 
TABLE 1 
N-WELL PARAMETERS 
M~n~mum Effective Channel Length Of P-Channel 
MOSFETs Defined By The Threshold-Voltage Falloff 




. CsN (cm- ) 
I x io 16 
2 x 10 16 
4 x 1016 













LENGTH LEFF ( µ m) 
VTH= VGs/ IDS= 


















The lower n-Well surface concentration reduces the 
electric-field across the drain pinch-off region and 
results in the reduction of the substrate current caused 
by the drain impact ionization, as shown in Figure 10. 
Furthermore, the lower n-Well surface concentration 
helps reduce the p+ -junction capacitance since the 
junction-capacitance is a function of the doping 
concentration (see eq.l). This reduction in the junction 





c= permittivity (V/cm) 
Vo = contact-potentional (V) 
V = applied volt~ge (V) 
q = electronic charge (C) 
NA = concentration of acceptors (cm- 3 ) 
ND concentration of donars (cm- 3 ) 
A = area (cm 2 ) 
n-Well CsN = 
Vns = -3v 
0.4 0.6 0.8 1.0 1.2 1.4 
EFFECTIVE CHANNEL LENGTH: Leff (µm) 
Figure 10. Peak Substrate Current Of p-Channel MOSFETs 
As Function Of n-Well Surface Concentration 
And Effective Channel Length. [5] 
14 
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As a result, the circuit speed of CMOS devices having 
a n-Well surface concentration of I x io16cm-3 are about 
20% faster than that of CMOS devices having a N-Well 
surface concentration of 2 x iol6cm-3 [5]. However the 
d r a wb a ck s o f a d e e p n - W e 11 i s t ha t a 1 a r g e s pace i s 
required been n- and p-channel devices to ensure device to 
device isolation and latchup susceptibility. In a 
coventional structure having a 4 11m deep n-well and a 4 IA m 
drawn space between the n+ - diffusion layer and the n-Well 
punchthrough voltage from the n+ diffusion layer to the 
n-well is less than 4V. 
Conversely, the deep-trench-isolation structure 
having a 5-pm deep n-Well and a drawn space of 3 pm between 
n+ diffusion layer and n-Well showed no punch through 
current and a break down voltage of 20v, which is limited 
by the avalanche breakdown between n+ - diffusion layer and 
the substrate. [5] 
The latchup trigger current of CMOS inverter 
devices fabricated with a bulk-silicon substrate were 
evaluated as functions of deep trench depth ranging from 
3 to 6 1-1m. [5] The latchup trigger current increased as 
the trench depth increased and was improved about 40% to 
50% at the trench depth of 6µm compared to that of 
conventional structure. The increased latchup current 
paths through the lateral N+PN transistor are reponsible 
16 
for this improved latchup trigger currrent [6]. However 
as far as the bulk-silicon substrate is used, there is a 
latchup current path underneath the deep trench as well 
as a large parasitic resistance associated with the 
silicon substrate. 
The deep trench isolation combined with an epitax-
ial layer prevents latchup in CMOS devices even at the 
latchup trigger current of lOOmA, as shown in Table 2. 
TABLE 2 
SUBSTRATE CHOISE VS TRIGGERING CURRENTS 
SPACE BETWEEN GUARD RINGS 
SUBSTRATE n-Well & n+ 
( " m) 
BULK Si 4 






40 o -cm 14 
10 - 40 0- cm 16 
Deep-Trench 4 
Isolation & ;."'' 14 
Epitaxial. 16 
10 - 40 ocm. 
CsN = 1 X I0 16 cm- 3 XjN 4 JJ m 
Trench Depth = 611m. 





























This latchup hardness is due to the reduced parasitic 
resistance of the substrate and the nearly complete 
interruption of the latchup current path by the deep 
trench isolation associated with the p+ substrate and the 
boron-implanted layer underneath the deep-trench. 
Another scaling limitation of the CMOS technology 
is the drain and source parasitic resistances, especially 
in the p-channel MOSFETs. In order to make a shallow p+ 
junction depth of 0.25 IJ m, the boron ion dose needs to be 
reduced to 1 x io 1 5cm-2. This ion dose reduction 
results in an increase of p+ diffusion layer sheet 
resistance to 130 0 I 0 [ 9]. Since the maximum allowable 
temperature is limited to a 900 C to minimize the 
impurity redistribution, the n+ -diffusion layers sheet-
resistance saturated at 40 0 /0 even at the arsenic 
implantation dose of I x io 16cm- 2 • This saturation is 
caused by the solid solubility of arsenic impurities at 
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SOLUBILITY LI MIT CA SOL FOR 50 KEV IMPLANT 
TI ME IN SEC . 
·Figure 11. Time To Complete Activa tion As A Function Of 




These high sheet resistances of n+ and p+ diffusion 
layers degrade the driving current capability on n- and 
p-channel MOSFETs. Figure 12 shows the degradation of 
drain current in the linear and saturation regions of n and 
p channel MOSFETs as a function of parasitic resistance 
associated with the source and drain-diffusion layers. 
Since a TiSi 2 layer results in approximately 10 times 
lower sheet resistance for the n+ - diffusion layer and 
40 times lower sheet resistance for the p+ - diffusion 
layer with respect to the convential structure, the 
degradation of current shown in figure 12 will not be 
noticed in this process. The saturation drain currents of 
a 0.5 µ m p-channel and 0. 7 µ m n-channel MOSFETs also 
improved about 35 % at a parasitic resistance of 10000 
[ 21 ] • 
In the linear region the drain current improves to 
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Figure 12. Drain Current Degradation Of Sub Micrometer-
Channel MOSFETs As A Function Of Parasitic 




In order to evaluate the circuit performance of a 
submicron-channel CMOS device, the performance of an 
inverter will be explained in detail. The performance 
aspects to be discussed are speed, power dissipation and 
latchup. 
Speed 
One of the main parameters involved in speed is 
the drain to source current which is given by the 
following equation: 
Ids = _Q_ 
t 
Q = charge induced in the channel 
(eq. 2) 
t =transit time of the electrons crossing the 
channel. 
The induced charge Q may be described as follows: 
Q =Cg ((Vgs - 0.5Vds) - Vth] ( eq. 3) 
Where Vgs = gate to source voltage 
Vds = drain to source voltage 
Cg = gate capacitance 
Vth = threshold voltage 
22 
The transient time for the electrons crossing the 
channel is simply the distance divided by the velocity or 
t = L (eq. 4) 
v 
Where L = effective channel length 
v = velocity of the electron. 
The velocity of the electrons in the channel, v is 
given by 
v = µ x electric field = µ x Vds 
L 
(eq. 5) 
Whereµ= average electron mobility in the channel. 




t = L 
µVds 
(eq. 6) 
an~- finally substituting equations 3 and 5 in equation 2, 




~[(Vgs -Vth)Vds - 0.5Vd}] 
The gate capacitance may be determined as follows: 
Cg = c A 
Tox 
c permittivity of oxide 
A = area of the gate 
Tox = thickness of the oxide 
( eq. 8) 
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The drain to source current on an inverter made from 
0.5 m channel CMOS TiSi 2 n-Well technology may be 
calculated as follows: 
L = 0. 5 µm 
= 1.044 x lo-lOF/m 
Tox = 250A• 
W = 6µm 
Vth = 0.7 Volts 
Vgs = 2.7 Volts 
= 240cm 2 /v-sec 
-10 -6 
24 
Cg = 1.044 x 10 X 0.5 x 10 
-6 
x 6 10 = 12. 5 fF 
2so x io-10 
Ids = 
-4 -15 
__ 2_4....;;;.0__...;;l...;;;0 _ _;;;.;x~l;_;;2;..:. •...::.S__;;.;;x:___::l...:::O_ [ (2 • 7 - 0. 7) 1-0. 5 ( 1 ) 2 ] 
co.s x lo-6) 2 
Ids = 1.8 mA 
Thus, a drain current of l.8mA per i nv e rt er can be 
attained. The switching speed of a n inv e rter may be 
described as how quickly it can c h arge th e lo a d 
capacitance. The higher the drai n to s ource curre nt, the 
faster this charging occurs. Othe r proc e s s es typically 
display drain to source currents l ess than a I A (for 
linear region). So it can be see n t h a t th e dra in to 
25 
source current for this process will greatly enhance th e 
speed. 
Power Dissipation 
The power consumption for the inverter can be 
calculated from the following equations: 
Pt =.Pn + Ps ( eq. 9) 
Pn = dynamic power 
Ps = static power 
In CMOS, the static power consumpt i o n is due t o 
leakage current which is very small compare d to the 
dynamic power. Therefore, the sta t ic po we r ca n be 
neglected. 













+f p (t)(Vcc- V0 )dt 
p tp 
2 
n-channel transient c urrent 
p-channel transien t current 
time period 
power supply 
applied voltage . 
For a step input the channel transient current may be 
defined as: 
i(t) = CL dV 
Cit 
Where CL = load capacitance. 
{eq. 11) 
Therefor~, the dynamic power may be rewritten as: 
Vee 











0 c f (Vcc-Vo)d (Vcc-Vo) L 
tp (eq. 12) 
Vee 
(eq. 1 3) 
(eq. 1 4 ) 
Equation 13 becomes Pd =CL Vcc 2 fp eq. 15) 
In general the load capacitance for a in er t e r · 
other processes is found to be over IOO p . o r TiSi2 
n-Well process the worst case propaga tion de l a s 
calculated to be 140psec. [5] I f Vee a x ~s 5 ts, t 
load capacitance for this kind of a ci r c i s ca t d 
to be 85fF. [5] 
Thus the total power d i s sipa t e e 
was calculated to be: 
Pd= (85)(5) 2 (700)• 1 . 5 
26 
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Normally inverters operating at this speed would have 
power disspation of over 5 to 10 mw. 
Latch up 
One of the main limiting factors for speed is 
latchup due to high currents through the N+PN (lateral) 
p+NP vertical transistors. 
The conditions that produce latchup are when the 
parasitic bipolar transistor is biased to an active state 
(VBE > 0.6V) and the closed loop current gain is greater 
than unity. 
This may be expressed as follows: 
Pnpn • Ppnp > 1 (eq. 16) 
Assuming the emitter junction is appreciably forward 
biased, and the collector-junction voltage VBC is small or 




PF is the ratio 
F = (eq. 17) 
le/I of the de currents and 
B 
is called the CE de current gain. 
(eq. 18) 
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PF = Ratio of - Ic/IB 
Ic = Collector current 
IB = Base current 
IE = Emitter current 
Latchup can be better understood with the basic 
operation of a silicon controlled rectifier (SCR) which is 
a pnpn-device with three terminals called anode, 
caltiode, and the gate. The two transistor circuit is 
shown in Figure 13. If the gate current lg is increased, 
this causes an increase in the collector current 1c 2 of 
the npn-transistor; but 1 c 2 is also the base current 
1 b1 
of the pnp-transistor, and therefore its collector current 
is also increased, resulting in a further increase of 
the base current 1 b 2 of the npn-transistor. If the gain 
of the two transistors, pnp and npn are greater than 1, 





and the increased current will self-destruct the device. 









Silicon controlled rectifier and its 
equivalent transistor model. 
The deep n-Well reduces the well resistance and 
the ep:ir taxi.al layer reduces the surf ace resistance. · The 
·· reduction in the n-Well resistance Rw and substrate 
resistance Rs leads to a reduction in the voltage drop 
across the base-emitter junctions of the bipolar 
transistors, thus making this process less suspectible to 
latchup (see Figure 2). 
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SUMMARY AND DISCUSSION 
Initially p-Well CMOS was commonly used in the 
industry. N-Well was not used because it required a 
field implant for the n-Well, the technology for a 
control field implant was not avialable in the early 
1960s. Thus p-Well was the only solution to bulk CMOS. 
Today, however, there is no clear winner and both 
technologies have their pros and cons. P-Well has n-channel 
transistors in them and n-Well has p-channel transistors in 
them. Boron is used in perdeposition in a p-Well process and 
phosphorus or arsenic is used in an n-Well process. N-
thannel transistors can be made with lower diffusion 
capacitance- and highter mobility in n-Well process and 
thus have higher circuit performance. 
The n-channel transistor gain from the n-Well is 
much faster than the n-channel transistor in a p-Well 
process. The reason for this is that the junction 
capacitance of n-channel transistors is much higher in a 
p-Well then an n-channel in a p-substrate. As a rule, the 
well are -~uch more highly doped then the substrates. The 
junction capacitance c. is a function of the doping 
J 




n+ p+ p+ 
p-Well 
n-SUBSTRATE 
Figure 14. N And P-Well Cross Sections. 
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Then-channel transistor gain for an-Well is one and 
a half times greater than a p-channel transistor gain for a 
p-Well (7]. But at the same time in an n-Well process, 
the p-transistor can get worse than in a p-Well process if 
the designer is not careful. Since the gate pair delay is 
dominated by the weak transistor, making the faster 
n-channel transistor faster at the expense of making the 
slower p-channel transistor slower, is a poor trade-off. 
Another argument in favor of the p-Well is its superior 
latchup immunity. 
However, the . two processes have slight differences 
mainly in surface implant dopings. The starting material 
for a p-Well process is 8-12 ohm-cm (100 silicon), 
normally n-type epi, and the starting material for a n-Well 
process is 16-24 ohm-cm (100) silicon, normally p-type epi. 
There are other material-related constraints on both 
n- and p-Well processes, for example a p-type epi grown on 
32 
a p+ substrate provides longer minority carrier lifetime 
than the case of n- epi on n+ substrate, due to better 
intrinsic gettering. But the out diffusion of p- on -p+ is 
much greater than of n- on -n+ because boron diffuses much 
faster than arsenic [I]. From the above point of view, 
dynamic circuits should be built in p- on -p+ epi (meaning 
n-Well technology), whereas static circuits ought to be made 
in n- on -n+ epi (p-Well) for a sharper epi interface, 
hence better latch-up protection [l]. From studies done it 
is also known that boron segregates during oxidation into 
the oxide but phosphorus piles up at the silicon surface. 
This property makes the n-Well technology more 
sensitive to field inversion problems. While the p-Well 
process can use the well itself as a n-channel stop. 
/ 
However, in a n-Well process we need a separate p-type 
channel stop for n-channel devices. From the above 
description it can be seen that there is no clear-cut 
winner, it depends on what kind of circuit you want to 
build. That is the reason why both n-Well and p-Well 
technologies are being used in industry. But one of the 
biggest limitations of these technologies was speed and 
latchup which can be minimized by using deep-trench 
33 
isolation combined with an epitaxial layer and the sel f -
aligned TiSi 2 layer. 
From the scaling studies done on n-Wells, it was 
concluded that the deeper n-Well was advantageous in terms 
of short-channel effects in p-channel MOSFETs. However, 
the deep n-Well led to poor device to device isolation 
combined with an eptaxial layer resolved this draw back 
significantly by improving the device to device isolation 
and latchup susceptibility. The sheet resistance of 
n+ and p+ diffusion and N+ doped polysilicon layers 
reduces to 3-4 O/[J, using the self-aligned TiSi 2 layer 
with an oxide sidewall spacer. Deep trench isolation 
combined with an epitaxial layer and the self-aligned 
TiSi 2 layer resulted in 0.5µ m-channel CMOS devices 
operating with a propagatio~ delay time of 140 psec at a 
power dissipation of l.5mW/per inverter and attained a 
maximum clock frequency of 700MHZ without suffering from 
latchup even at a latch trigger current of lOOmA. [5] 
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